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 
Abstract— The adoptions of medium-voltage in AC collection 
networks of large DC connected wind farms significantly increase 
the AC current magnitudes during normal and fault conditions. 
Controlling fault currents at zero during asymmetric AC faults is 
possible, but it has several drawbacks such as increased risk of 
protection mal-operation due to absence of fault currents, which 
also tends to prevent the recovery of AC voltage in post-fault. 
Therefore, this paper presents an enhanced control strategy that 
exploits the induced negative sequence voltages to facilitate 
controlled injection of negative sequence currents during 
asymmetric AC faults. The proposed control not only defines a 
safe level of fault current in the offshore AC network but also 
instigates immediate recovery of the AC voltage following 
clearance of AC faults, which avoid protection mal-operation. In 
addition, the positive sequence voltage set-point of the offshore 
modular multilevel converter (MMC) is actively controlled by 
considering the negative and zero sequence voltages, which 
effectively avoids the excessive overvoltage in the healthy phases 
during asymmetrical AC faults. The theoretical basis of the 
proposed control scheme is described, and its technical viability is 
assessed using simulations. 
I. INTRODUCTION 
o date, there are large amount of offshore wind powers 
already installed in Europe and many new plants are under 
construction or at planning stage [1]. Among several 
transmission system technologies, voltage source converter 
(VSC) based high voltage DC (HVDC) transmission 
technology offers a cost-effective solution for connecting 
remote offshore wind farms (OWFs) and a number of such 
schemes are already in operation [2, 3]. 
The use of double-synchronous reference frame for control 
of conventional VSCs, where the AC voltages and currents are 
decomposed into positive and negative sequence components, 
improves the VSC behaviors during asymmetrical faults and is 
well documented in [4-7]. These works have investigated a 
number of achievable operational objectives during unbalanced 
AC voltages and asymmetric AC faults when negative sequence 
components are regulated, e.g. suppression of negative 
sequence currents (for maintaining balanced AC currents), 
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nullification of oscillating active power (for prevention of 
injection of double frequency oscillating power into DC side), 
and maximization of active power transfer. An enhanced 
dynamic voltage control for type 4 wind turbines (WTs) is 
presented in [8], which employs both positive and negative 
sequence voltages to prevent excessive rise of the AC voltage 
in the healthy phases during distant asymmetric AC faults. The 
effectiveness of the presented voltage control is demonstrated 
when the WTs operate as part of a synchronous AC grid. 
Particularly, it can maintain the voltage magnitudes of the 
healthy phases nearby the WTs around 1.0 pu, while minimize 
the voltage depression in the faulty phases. In [9, 10], the 
potential impact of the control methods that exploit negative 
sequence components on onshore AC grid codes are further 
reviewed. However, the impact on power electronics dominated 
power systems such as AC network of HVDC connected OWFs 
need to be further investigated. 
Reference [11]  proposed a control strategy for riding through 
less severe asymmetric AC faults in the offshore network of 
HVDC connected wind farm, where both WTs and offshore 
two-level HVDC converter control their negative sequence 
current injected into offshore AC network in order to eliminate 
the oscillating AC power at their respective filter buses. This 
approach aims to minimize the DC side voltage and current 
ripples. During severe asymmetric AC faults or when the ratio 
between the negative sequence voltage and the positive 
sequence voltage exceeds 70%, the negative sequence current 
controllers of the WTs and offshore HVDC converter are 
disabled [10]. Nonetheless, disabling of the negative sequence 
current controllers may expose semiconductor switches of the 
converters to excessive current stresses due to unrestrained 
negative sequence currents. Further investigation conducted in 
[12] reveals that the reactive current injection during faults 
curtails the delivered active power and the ability to mitigate 
the oscillating term from DC side, while only has limited impact 
on the offshore grid voltage during faults. Due to serval 
constraints posed by the converters, the characterization of 
negative sequence current for offshore AC grid fault behaviors 
becomes increasingly important, particularly from the 
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protection point of view [1, 13, 14]. 
Unlike two-level VSCs, several studies on the behavior of 
modular multilevel converters (MMCs) under asymmetric AC 
faults reveal that a well-controlled MMC does not inject even 
harmonic currents into DC side thus exhibits no even harmonic 
voltage ripples in the DC link voltage when it operates with 
balanced or unbalanced AC currents and voltages [15-17]. 
Therefore, the previous objective of eliminating the oscillating 
components of the active power during asymmetric faults 
becomes redundant. The negative sequence currents represent 
an additional degree of freedom that could be exploited to 
optimize overall system transient behavior in conjunction with 
other protection considerations. 
To facilitate the analysis of asymmetrical faults, power 
circuits are generally decomposed into equivalent positive, 
negative and zero sequence circuits [18]. Reference [19] adopts 
controlled current sources to represent VSCs in sequence 
network when analyzing asymmetrical AC faults. However, a 
fundamental problem of the representation in [19] is the 
absence of shunt impedances across the current sources of the 
sequence networks, which are necessary for decoupling of the 
current sources from the leakage inductances of the converter 
transformer and phase interfacing inductors. This has led to 
circuit anomaly and resulted in extremely high voltages when 
negative sequence currents are suppressed as in [18]. It is well 
understood that injecting appropriate negative sequence voltage 
regulates negative sequence current during asymmetrical AC 
faults. Therefore, the current source representation is 
abandoned in this paper and controlled voltage source 
equivalent is adopted as in [20]. Such an approach is preferred 
because it does not require any factitious impedance as pointed 
out earlier in the current source representation. 
Based on the findings of the sequence networks, the complete 
suppression of negative sequence currents by the offshore 
MMC and WT converters leads to problematic behaviour. 
Thus, an enhanced AC fault ride-through scheme that employs 
negative sequence voltage and current control is proposed to 
achieve defined safe fault current level and enable fast post-
fault AC voltage recovery for effective and speedy fault 
detection and discrimination. The positive sequence voltage 
set-point of the offshore MMC is actively controlled by 
considering the negative and zero sequence voltages, which 
effectively avoids overvoltage of the offshore network and 
over-modulations of offshore MMCs during asymmetrical 
faults. 
The rest of the paper is organized as follows: Section II 
develops sequence networks in phasor domain to analyze and 
highlight the potential issues that may arise during asymmetric 
AC faults in HVDC connected OWF AC network. Section III 
proposes an enhanced control strategy that exploits negative 
sequence current and voltage to explicitly control the fault 
current level and prevent healthy phases’ overvoltage during 
asymmetric AC faults. Validity of the proposed solution is 
confirmed by numerical simulations in section IV. Section V 
explores potential applications of the proposed scheme in 
protection and fault current handling and distributions at WT 
cluster level. Finally, conclusions are drawn in section VI. 
II. SEQUENCE NETWORK ANALYSIS OF HVDC CONNECTED 
OFFSHORE WIND FARM AC GRID 
To simplify the analysis and for the purpose of illustration, 
the offshore AC collection grid with an AC fault applied at the 
66 kV offshore cable shown in Fig. 1 is reduced to Fig. 2, where 
the offshore MMC and WT converters in Fig. 1 are replaced by 
two controllable three-phase voltage sources. 
k
MMC
E  and 
k
MMC
I  
(k=a, b, and c) are the phase voltage and current of the offshore 
MMC station, respectively; 
k
WT
E  and 
k
WT
I are the respective 
phase voltage and current of the WT; 
k
FV  and 
k
FI  are the 
voltage and current at the fault point, respectively; ZMMC and 
ZWT are the equivalent impedances on the offshore MMC and 
WT sides, respectively; and the fault impedance is ZF. The 
switches shown in Fig. 2 are manipulated to represent different 
fault scenarios to be considered. For an example, a single-
phase-to-ground fault can be represented by closing SWFa and 
SWFG. 
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Fig. 1 Generic representation of offshore network. 
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Fig. 2 Simplified offshore AC grid during faults. 
 
The generic phasor expressions that describe the equivalent 
circuit of the OWF in Fig. 2 are: 
 
E Z I V
E Z I V
abc abc abc
MMC MMC MMC F
abc abc abc
WT WT WT F


  

 
.          
 
(1) 
The voltage and current vectors at potential fault point ‘F’ are:
 
abc abc
F F F
abc abc abc
F WT MMC
  

 
V Z I
I I I
               
 
(2) 
where 
abc
WT
E , 
abc
MMC
E  and 
abc
F
V are column vectors of the aggregate 
wind farm converter and MMC terminal voltages and the 
voltage at fault point, respectively; 
abc
WT
I ,
abc
MMC
I and 
abc
F
I  are 
column vectors of the wind farm converter and MMC currents 
and the fault current, respectively; and 
MMC
Z and 
WT
Z   are 
generically defined, with ‘x’ referring to ‘MMC’ and ‘WT’ as:
 
N N N
x x x x
N N N
x x x x x
n N N
x x x x
Z Z Z Z
Z Z Z Z
Z Z Z Z
 
 
  
 
  
Z .        (3) 
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In (3), N denotes grounding impedance. Recall that the 
symmetrical component transforms three-phase a, b, c variables 
abc
F  into equivalent variables 
0+-
F  in sequence frame by: 
 
0
0 1
F AF
F A F
abc
abc

 
 


                 
(4) 
where the transformation matrix A is: 
2 2
2 2
1 1 1 1 1 1
1
1 1
3
1 1
and   
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   
   
-1
A A      (5)    
where 1 120    . After transforming (1) to sequence frame 
using (4) and (5), the following expressions are obtained:
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0 0 0 0
 MMC MMC MMC F
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(6) 
where 
0 1
x x
 Z A Z A  is a diagonal matrix and its components are: 
0 3 n
x x x
Z Z Z  , and 
n
x x x x
Z Z Z Z    .
 
Expanding (6) leads to 
three pairs of decoupled equations which can be expressed 
graphically as three independent circuits for positive, negative 
and zero sequence voltages and currents. It should be noted that 
for converter-based networks, the negative sequence quantities 
can be controlled by injecting negatives sequence voltage 
through corresponding controllers, while, the zero sequence is 
blocked by the delta-start transformer connection from 
converter side. Thus, compared with the traditional sequence 
modelling [18], the negatives sequence voltages are modelled 
to assess the behaviours during asymmetrical AC faults. 
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Fig. 3 Sequence network during normal operation. 
 
Similarly, the sequence voltages at the fault point are
0 0 0
F F F
   V Ζ I
                  
(7) 
where 
0
F
Ζ is a diagonal matrix of fault impedances. From (6) 
and (7), considering all the four switches in Fig. 2 are open 
which gives open circuit for fault path, three independent 
positive, negative and zero sequence networks can be obtained 
as shown in Fig. 3. 
A. Single-phase-to-ground faults  
When a single-phase-to-ground AC fault occurs in phase a as 
represented by closing the switches SWFa and SWFG in Fig. 2, 
the main constraints that define the fault behaviors are: fault 
currents in the healthy phases (b and c) are zero, so phase a is 
the contributor to the fault current and the voltage at fault point 
in the faulty phase a is merely determined by fault impedance 
ZF. These hypotheses are expressed mathematically as: 
 
0 0( )a a a aF F F F F F F F F FV Z I V V V Z I I I
         
        
(8)
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After algebraic manipulation of (9) and (10), it yields: 
  
0 0 0 1
3
0 03 3 3
a
F WT MMC F WT MMC F WT MMC F
a
F F F F F F F F F F F
I I I I I I I I I I
V V V I Z I Z I Z I Z
     
   
         

      
.(10) 
From the properties of series circuit exhibited in (10), the 
sequence network for a single-phase-to-ground AC fault is 
drawn as shown in Fig. 4. Notice that the sequence network in 
Fig. 4 is similar to that of the conventional synchronous AC 
power system, except it includes negative sequence voltage that 
can be injected into the offshore AC network by offshore MMC 
and WT converters. 
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Fig. 4 Equivalent sequence circuits during single-phase-to-ground faults. 
 
From (10), the fault current becomes:  
 
0 03( ) 3( ) 3( ).aF WT MMC WT MMC WT MMCI I I I I I I
        
       
(11)
 From the above analysis of single-phase faults, the following 
observations are drawn: 
 When the offshore MMC and WT control their output 
negative sequence currents at zero, i.e. 0WT MMCI I
 
  , based 
on (11), fault current will become zero ( 0)
a
F
I  , and 
MMC and WT positive sequence currents must be equal 
( )
WT MMC
I I  , contributing in their entireties to power 
transfer. Furthermore, (11) entails that the MMC and WT 
zero sequence currents will vanish regardless of their 
transformer ground arrangements, i.e.
0 0
WT
I   and 
0 0
MMC
I  . 
 When the WT converter controls its negative sequence 
current at zero ( 0)WTI
  , while MMC does not ( 0)MMCI
  , 
(11) indicates that the MMC alone defines the fault 
current level, i.e. 3
a
F MMC
I I  . Under such an operating 
condition, the MMC negative sequence current defines 
the difference between zero and positive sequence 
currents of the MMC and WT, i.e.
0 0
WT MMC WT MMC MMC
I I I I I       . Hence, a certain proportion of 
the positive sequence current will not contribute to power 
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transfer. 
Fig. 5 shows selected results to substantiate the analysis and 
observations drawn above, assuming a single-phase-to-ground 
AC fault from 2.5 s to 2.64 s at the offshore AC cable as shown 
in Fig. 1. Observe that the WT and MMC currents shown in Fig. 
5 (b) and (c) remain balanced during the single-phase-to-ground 
AC fault (after the initial transients) and consist of positive 
sequence components only as revealed in the above analysis. 
The fault current in Fig. 5 (d) decays rapidly to zero as soon as 
cables discharge, resulting in disappearance of zero sequence 
currents as established above. Notice that when the fault is 
cleared, the negative sequence voltages, which are injected by 
WT and MMC to suppress the negative sequence current and 
can be quantified by 
MMC WT F
E E V     from Fig. 4, remain. This 
is because after fault clearance, the boundary condition as 
depicted by (10) does not exist, which separates the sequence 
networks into the original three independent circuits as shown 
in Fig. 3. To keep the AC currents of the offshore MMC and 
WTs balanced, the residual negative sequence voltages remain 
equal and unchanged. This behaviour prevents AC voltage 
recovery after fault clearance at 2.64 s as shown in Fig. 5 (a). 
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Fig. 5 Simulation waveforms during single-phase-to-ground fault from 2.5 s to 
2.64 s when both MMC and WT suppress their negative sequence currents to 
zero: (a) grid side voltages (EMMC), (b) MMC grid side three-phase currents 
(IMMC), (c) WT three-phase currents (IWT), (d) fault currents (IF). 
B. Phase-to-phase AC faults 
When a phase-to-phase AC fault is considered between 
phases b and c as depicted by closing the switches SWFb and 
SWFc, and assuming the fault impedance of ZF, the main 
constraints are: 
 
c b b
F F F FV V Z I                   (12) 
 0 , 0
a b c
F F FI I I   .             (13) 
From (12) and (13), the positive and negative sequence 
current and voltage relationships are deduced: 
 
0 0 0
( )
0
F F WT MMC WT MMC
F WT MMC
I I I I I I
I I I
            

  
     
 
(14)
 
 F F F FV V I Z
    .                 (15)
 
Based on the properties exhibited by (14) and (15), the 
equivalent sequence network for a phase-to-phase AC fault is 
drawn as shown in Fig. 6. Notice that the sequence network in 
Fig. 6 differs from the conventional synchronous AC network 
due to the presence of negative sequence voltages which are 
injected into the offshore AC grid by the WT and MMC, and it 
is in line with that presented in [20]. Based on the above 
analysis of phase-to-phase AC fault, its behaviors are similar to 
the single-phase-to-ground AC fault established earlier. That is, 
no fault current will be observed when both offshore MMC and 
WT suppress their negative sequence currents, i.e.
0F FI I
     , 0
WT MMC
II     and 0
WT MMC
II     . Also, 
operation under such condition leads to residual negative 
sequence voltage which prevents AC voltage recovery in post-
fault. Because of similarity, no quantitative validation of the 
analysis of the phase-to-phase AC fault is presented. 
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Fig. 6 Equivalent sequence circuit during phase-to-phase fault. 
C. Phase-to-phase-to-ground AC faults 
When a double phase-to-ground fault occurs in phase b and c 
as graphically depicted by closing the switches SWFb, SWFc  and 
SWFG , the fault behavior can be described by: 
 
0( ) 3b c b cF F F F F F FV V Z I I Z I   
             
(16) 
 
0 0aF F F FI I I I
     .
                
(17) 
After algebraic manipulation of (19) and (20), it yields: 
 
0 0aF F F FI I I I
                 
    
(18) 
 
0 03F F F F FV V V Z I
   
                
(19) 
 03b cF FF FI I I I   .
                 
(20) 
Based on circuit properties depicted by (18), (19) and (20), 
the sequence network for a phase-to-phase-to-ground AC fault 
is drawn in Fig. 7 where the positive, negative and zero 
sequence components co-exist as in the conventional 
synchronous AC power network. As in previous cases, the 
inclusion of negative sequence voltages of the offshore MMC 
and WTs has resulted in the following possibilities: 
 Suppression of negative sequence currents at MMC and 
WT ( 0)WT MMCI I
     can only ensure zero negative 
sequence fault current ( 0)FI
    as shown in Fig. 7, but 
does not lead to zero fault current as in previous fault 
cases according to (19). This is because the network in 
Fig. 7 permits the residual positive sequence voltage at 
fault point to define both negative and zero sequence 
voltages. This means the fault current will be defined 
merely by residual positive sequence voltage at fault point 
and effective impedance in the zero sequence path, as 
depicted by (19). Under such condition, positive and zero 
sequence currents, and the fault current follow the 
relationship: 0 0 0F WT MMC WT MMCI I I I I
      , which 
entails the fault current and the net zero sequence current 
in the offshore AC network is determined by the net 
contribution from the positive sequence current. 
Therefore, it can deduce that lowering positive sequence 
voltage (and hence lower positive sequence current) will 
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lead to lower zero sequence current, hence fault current 
level. 
 The equal imposition of positive, negative and zero 
sequence voltages dictated by the parallel nature of 
sequence networks during phase-to-phase-to-ground AC 
faults will result in overvoltage in the healthy phase as 
0a
F F F FV V V V
    . Thus, due to the presence of 
negative sequence voltage, it is necessary to reduce the 
positive sequence voltage to prevent both excessive 
overcurrent and overvoltage in the offshore AC grid.  
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Fig. 7 Equivalent sequence circuit during double-phase-to-ground faults. 
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Fig. 8 Simulation waveforms for phase-to-phase-to-ground fault occurring at 
2.5 s and self-cleared at 2.64 s when both MMC and WT suppress their negative 
sequence currents to zero: (a) grid side voltages (EMMC), (b) MMC grid side 
currents (IMMC), (c) MMC converter side currents (ICMMC), (d) fault currents (IF). 
 
Fig. 8 shows selected simulation waveforms during the 
offshore phase-to-phase-to-ground fault from 2.5 s and to 2.64 
s to validate the above analysis. Fig. 8 (c) shows the MMC 
currents measured at the converter side remain balanced with 
reduced magnitude and contain no zero sequence component, 
while that measured at grid side in Fig. 8 (b) exhibit sustained 
unbalance due to zero sequence component. The three-phase 
fault currents as shown in Fig. 8 (d) are no longer zero. Notice 
that the significant overvoltage in the healthy phase is observed 
during the fault as shown in Fig. 8 (a), which is due to the 
induced zero and negative sequence voltages as 
aforementioned. After fault clearance, the negative sequence 
voltage remains unchanged and the currents are balanced as 
shown in Fig. 8 (b) whereas the zero sequence voltage 
disappears. These residual negative sequence voltages prevent 
the recovery of the offshore network as shown in Fig. 8 (a), 
which is similar to the previously discussed single-phase-to-
ground fault. 
III. PROPOSED SCHEME FOR OFFSHORE AC FAULT 
MANAGEMENT 
From the anomalies revealed in the above discussions, the 
previous negative sequence suppression control, which 
regulates the negative sequence current from both the MMC 
and WTs to be zero, is inadequate and thus, a modified 
approach that exploits the inherent characteristics imposed by 
the sequence networks developed in section II to control fault 
currents in offshore AC network is proposed to achieve the 
following objectives:  
1) Enable fault detection and discrimination by defining safe 
fault current level.  
2) Prevent excessive overvoltage in the offshore AC network. 
3) Accelerate offshore AC voltage recovery following 
clearance of asymmetric AC faults.  
A. Proposed fault current management scheme  
To address the problems highlighted above, the offshore 
MMC is equipped with outer negative sequence AC voltage 
controllers as shown in Fig. 9 which regulate both direct and 
quadrature components of the negative sequence voltage to zero 
during normal operation, and provide controlled negative 
sequence currents into offshore AC network during offshore 
asymmetrical AC faults.  
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Fig. 9 Modified control strategy for offshore MMC stations. 
 
As established in section II, the magnitude of the fault current 
is determined by the negative sequence current that is injected 
by the offshore MMC or WT during asymmetrical faults. 
Therefore, WTs suppress their negative sequence currents 
during these asymmetric AC faults and the offshore MMC 
exclusively defines the fault current level for protection purpose 
by controlling the injected negative sequence currents. 
According to the theoretical analysis in section II and control 
scenario stated above, the fault currents during single-phase-to-
ground and phase-to-phase AC faults are linked to MMC 
negative sequence current by the following relationships: 
3aF MMCI I
 and 3 3
F F
a b
F MMCI I j I j I
     respectively as 
demonstrated quantitatively by Fig. 10 (a) and (b). Generally, 
during asymmetrical AC faults, the negative sequence current 
injected by MMCs is insufficient to correct the unbalanced grid 
voltage. Therefore, the outer negative sequence AC voltage 
controller shown in Fig. 9 should not pursue the objective of 
suppression of negative sequence voltage to zero. Instead, it 
defines a safe level of negative sequence current set by the 
maximum negative sequence current magnitude 𝐼max⁡_𝑙𝑖𝑚
− . The 
injected negative sequence current should also be compatible 
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with protection system requirements. Thus, 𝐼max⁡_𝑙𝑖𝑚
−  must 
account for circuit breaker settings and ratings of individual 
lines.  
During post-fault, the offshore MMC will facilitate controlled 
injection of negative sequence current in an effort to nullify the 
residual negative sequence voltages created by the fault to 
accelerate AC voltage recovery, while the WT converters keep 
negative sequence current at zero. It must be emphasized that 
the magnitude and characteristics of the injected negative 
sequence current impact the AC voltage recovery speed. 
Injection of small negative sequence current leads to slow 
nullification of residual negative sequence voltage after fault 
clearance, as will be demonstrated in the simulation studies.  
Based on principles articulated above, cascaded d-q negative 
sequence voltage and current loops are designed to facilitate 
controlled injection of negative sequence current by the 
offshore MMC, with d-q negative sequence current orders are 
given equal priorities as determined by 𝐼max⁡_𝑙𝑖𝑚
−  as shown in 
Fig. 9. 
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Fig. 10 Simulation waveforms for illustrating the relationship between fault 
current magnitude and corresponding injected negative sequence current: (a) 
single-phase-to-ground fault, (b) phase-to-phase fault. 
B. Over-modulation and overvoltage consideration for 
offshore MMC stations 
During phase-to-phase-to-ground AC faults, the magnitudes 
of zero sequence current and voltage depend on residual 
positive sequence voltage, and the simultaneous co-existence of 
positive, negative and zero sequence voltages could potentially 
create significant overvoltage in the healthy phase on the grid 
side. Also, when negative sequence currents are no longer 
controlled at zero during single-phase-to-ground AC faults, 
zero sequence voltage is induced, which will also exacerbate 
the overvoltage problem in the healthy phases.  
In addition, the required converter output voltage is the sum 
of negative and positive sequence components generated by 
their corresponding inner current controllers. Trying to 
maintain the positive sequence voltage at nominal value in the 
presence of negative sequence voltage during asymmetrical AC 
faults will lead to the total required voltage over the converter 
voltage limitation [21] and the saturation of both positive and 
negative control loops. This over-modulation behaviour 
degrades the controllability of the system and thus should be 
avoided.  
Therefore, to prevent overvoltage in the offshore AC network 
and converter over-modulation, this paper introduces an 
adjustment to the positive sequence voltage set-point of the 
offshore MMC that takes into account both induced negative 
and zero sequence voltages as shown in the top left of Fig. 9. 
Thus, a further modification that describes the positive 
sequence voltage set-point is: 
 
* 0
dMMC rated MMC MMCV V V V
    .
            
(21)
 
By applying (21), reduction of the positive sequence voltage 
magnitude in the offshore AC network will be initiated by the 
MMC to prevent overvoltage in the AC grid during asymmetric 
AC faults. In the meantime, the reduction of positive sequence 
voltage also prevents the saturation of the voltage and current 
controllers and the over-modulation of the converter to ensure 
controllability of the system.  
IV. SIMULATIONS 
To validate the analysis and effectiveness of the proposed 
methods in section II and III, the system shown in Fig. 11 is 
simulated in PSCAD/EMTDC. The system consists of a 1200 
MW OWF, local 66 kV offshore AC collection grid and an 
MMC based HVDC system rated at ±320 kV to transfer power 
to the onshore grid. A simple voltage source is used to represent 
the onshore AC grid, while offshore and onshore MMC1 and 
MMC2 are represented using electromagnetic Thevenin 
equivalent model with 350 submodules per arm available in 
PSCAD library [22, 23]. MMC1 controls the offshore AC 
voltage while MMC2 regulates the DC voltage of the HVDC 
link. The OWF is composed of 4 clusters and each is rated at 
300 MW and is modelled as a lumped converter, as illustrated 
in Fig. 11. Different AC cables are used to reflect different 
distances of the WT converters from offshore PCC. This work 
models DC cables by detailed frequency dependent tool in 
PSCAD, in which the cable electrical parameters such as R, L 
and C are internally determined by physical dimension, 
insulation layers, etc [24]. Relatively, short AC cables of the 
offshore windfarm are modelled by simple PI sections with the 
following electrical parameters: R=10 mΩ/km, L=0.3 mH/km 
and C=0.4 µF/km [25]. AC circuit breakers (ACCBs) are 
installed at end of each cluster cable to clear the faulty cluster 
from the wind farm based on overcurrent, as will be discussed 
in section V. The leakage inductances of all the transformers 
used in the model are 0.18 pu. Only the WT grid side converters 
are modelled, which include the following controllers: active 
power, reactive power, and positive and negative sequence 
current controllers. 
The test system is subjected to a temporary asymmetric AC 
faults F1 at the middle of the cable C5 at t=2.5 s, with fault 
duration of 140 ms and fault resistance of 0.1 Ω. It is assumed 
that each WT converter is equipped with a DC chopper to 
dissipate excess energy during offshore AC faults.  
As discussed in previous sections, during asymmetric AC 
faults, the WT converters control their negative sequence 
currents at zero whereas the maximum negative sequence 
current contribution from the offshore MMC is limited to 0.25 
pu, considering the need for fault detection and post-fault 
recovery though it can be set to different values based on system 
control and protection requirements. 
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Fig. 11 The detailed representation of offshore network. 
A. Single-phase-to-ground faults 
Fig. 12 displays simulation waveforms during a single-phase-
to-ground fault (F1, Fig. 11) at cable C5, whereas Table 1 lists 
the sequence of the events. Unlike the illustrative case 
presented in Fig. 5, Fig. 12 (a) shows that the AC voltage in the 
offshore AC network has recovered to pre-fault level 60 ms 
after fault clearance. During the fault period, Fig. 12 (b) shows 
that the currents injected to the 66 kV offshore network by the 
MMC contain negative sequence currents, which feed the fault 
currents shown in Fig. 12 (e). Due to the use of star-delta 
interfacing transformer, the zero sequence currents are absent 
on converter side and thus the converter side currents exhibit 
different waveforms with the grid side currents, as shown in 
Fig. 12 (d). The WT side AC currents shown in Fig. 12 (c) 
remain balanced. These results do not exhibit significant 
overvoltage on the healthy phases nor excessive overcurrent. 
Fig. 12 (f) and (g) show that the MMC DC side does not exhibit 
second order oscillation during faults with the proposed control. 
As the positive sequence voltage and current are both reduced 
due to the fault, the power transferred to the onshore grid is also 
decreased as shown in Fig. 12 (f). The offshore MMC arm 
currents shown in Fig. 12 (h) do not increase significantly and 
remain well below the safe limit of 1.2 pu [26]. Similarly, the 
submodule capacitor voltages exhibit some disturbances during 
the fault but the maximum over-voltage is limited to 20% 
during the transients [27, 28]. 
 
Table 1 The time sequence for single-phase-to-ground fault 
Events  Fault 
occurs 
Injecting negative 
sequence current  
Fault 
cleared   
Negative 
sequence 
voltage <5% 
Time 2.5 s 2.5-2.64s 2.64s 2.71s 
 
-60
-40
-20
0
20
40
60
2.45 2.5 2.55 2.6 2.65 2.7 2.75 2.45 2.5 2.55 2.6 2.65 2.7 2.75
2.45 2.5 2.55 2.6 2.65 2.7 2.75
450
500
550
600
650
700
2.45 2.5 2.55 2.6 2.65 2.7 2.75
2.45 2.5 2.55 2.6 2.65 2.7 2.75
a
) 
V
o
lt
a
g
e
 (
k
V
)
c
) 
C
u
rr
en
t 
(k
A
)
b
) 
C
u
rr
en
t 
(k
A
)
e
) 
C
u
rr
en
t 
(k
A
)
t/s
-20
-10
0
10
20
-20
-10
0
10
20
0
500
1000
1500
2.45 2.5 2.55 2.6 2.65 2.7 2.75
-20
-10
0
10
20
g
) 
P
D
C
 (
M
W
)
f)
 E
D
C
 (
k
V
)
-4
-2
0
2
4
2.45 2.5 2.55 2.6 2.65 2.7 2.75
d
) 
C
u
rr
en
t 
(k
A
)
t/s
-2
-1
0
1
2
2.45 2.5 2.55 2.6 2.65 2.7 2.75
 h
) 
C
u
rr
en
t 
(k
A
)
2.45 2.55 2.65 2.75 2.85
1.5
1.6
1.7
1.8
1.9
2
2.1
2.2
2.3
 i
) 
V
o
lt
a
g
e
 (
k
V
)
t/s
 
Fig. 12 Simulation waveforms during single-phase-to-ground fault: (a) offshore MMC AC voltages (EMMC), (b) and (c) are AC currents injected into offshore 
network by the offshore MMC (IMMC) and WTs (IWT), respectively, (d) MMC converter side currents, (e) fault current (IF), (f) DC side voltage (EDC), (g) DC side 
power (PDC), (h) MMC upper arm currents, (i) MMC average capacitor voltages 
 
Fig. 13 illustrates the speeds of system voltage recovery 
under two different injected negative sequence currents of 0.1 
and 0.25 pu. When injecting 0.1 pu negative sequence current, 
it takes around 200 ms after fault clearance for the offshore 
negative sequence voltage to reduce to below 5%. In contrast, 
the increase of the negative sequence current to 0.25 pu enables 
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the system voltage to restore more quickly, and the recovery 
time is reduced to 60 ms. 
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Fig. 13 Influence of injected negative sequence current amplitude on system 
recovery speed: (a) positive and negative sequence voltages, (b) positive and 
negative sequence currents. 
B. Phase-to-phase AC faults 
Table 2 The time sequence for phase-to-phase fault 
 
Events  Fault 
occurs 
Injecting negative 
sequence current  
Fault 
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Negative 
sequence voltage 
<5% 
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Fig. 14 Simulation waveforms for the scenario during phase-to-phase (a-b) fault: 
(a) offshore MMC AC voltages (EMMC), (b) and (c) are AC currents for the 
offshore MMC (IMMC) and WTs (IWT) injected into offshore network, 
respectively, (d) MMC converter side currents, (e) fault current (IF). 
 
Fig. 14 summarizes simulation waveforms for a phase-to-
phase AC fault when offshore MMC injects controlled negative 
sequence currents to accelerate AC voltage recovery, while WT 
converters control their negative sequence currents at zero. The 
time sequence of events during the fault is listed in Table 2.  
Fig. 14 (a) to (e) confirm that the proposed scheme ensures 
speedy AC voltage recovery (around 60 ms) in post-fault, with 
the MMC currents remaining tightly controlled. Also, the 
supplied fault currents remain well-regulated and can be 
adjusted accordingly to facilitate fault detection and prevent 
overvoltage.  
C. Phase-to-phase-to-ground AC faults 
Fig. 15 summarizes simulation waveforms for a phase-to-
phase-to-ground AC fault with the time sequence of events 
listed in Table 3. These plots indicate that the offshore AC 
voltage start to recover to pre-fault condition as soon as the fault 
is cleared. As shown in Fig. 15 (a), the overvoltage of the 
healthy phase during the fault is effectively suppressed by 
actively reducing the positive sequence voltage according to 
(21), which considers both the negative and zero sequence 
voltages. If desired, the magnitude of the fault current in Fig. 
15 (e) can be further reduced by instructing the MMC to reduce 
the magnitude of the positive sequence voltage, as 
aforementioned in section II C.  
 
Table 3 The time sequence for phase-to-phase–to-ground fault 
 
Events  Fault 
occurs 
Injecting negative 
sequence current  
Fault 
cleared   
Negative 
sequence voltage 
<5% 
Time 2.5 s 2.5-2.64s 2.64s 2.71s 
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Fig. 15 Simulation waveforms during phase-to-phase-to-ground AC fault: (a) 
offshore MMC AC voltages (EMMC), (b) and (c) are AC currents for the offshore 
MMC (IMMC) and WTs (IWT) injected into offshore network, respectively, (d) 
MMC converter side currents, (e) fault current (IF). 
V. EXAMPLE ILLUSTRATION OF POTENTIAL APPLICATION OF 
THE PROPOSED CONTROL METHOD 
The proposed control strategy also simplifies protection 
arrangement against offshore asymmetric AC faults. For 
example, when an asymmetric AC fault F2 occurs on the cable 
C1 as shown in Fig. 11, according to the discussions and 
analysis presented earlier, the current distribution in the 
offshore AC network can be summarized as follows:  
 As WT converters do not inject negative current (fault 
current), no overcurrent will be observed in WT 
converters and the cables associated with healthy clusters 
and their respective ACCBs (CB2, CB3 and CB4, Fig. 
11).  
 Only the AC cable and circuit breaker CB1 in the faulty 
cluster will experience overcurrent, dominantly due to 
additional negative sequence current provided by the 
offshore MMC, i.e. AC cable C5 and part of cable C1 in 
the fault current path. No extra current stress will be 
exerted on part of C1 associated with the WTs. Thus, the 
current in CB1 can be expressed as: 
 
1 1 2
.
CB WT F
abc abc abcI I I      
            
(22)
 
Notice (22) reveals that the current in CB1 consists of positive 
sequence current from WT converters which is limited to 1.1 
pu, and negative sequence current from the offshore MMC. 
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To substantiate the above discussion, the permanent single-
phase-to-ground fault F2 is simulated. The ACCBs are opened 
with a fixed delay of 7 cycles then clear the fault at next zero 
crossing point. As articulated throughout the paper, the injected 
negative sequence current by the MMC is set at 0.25 pu, which 
determines the fault current level. In practical system, the 
setting of the negative sequence current threshold will be 
decided by the protection system requirements.  
The simulation results as shown in Fig. 16 support the above 
analysis. No overcurrent is observed from healthy clusters as 
depicted in Fig. 16 (d), (f) and (h), with their peaks limited to 
1.1 pu as stated earlier. In contrast, Fig. 16 (b) shows the 
currents flowing through CB1 of the fault cluster has exceeded 
2.0 pu and has led to its tripping. Following the fault isolation, 
the faulty cluster is shut down and the remaining parts of the 
offshore grid regain their steady-state conditions, see Fig. 16 (a) 
and (c).  
The proposed control method can be further enhanced by 
gradually ramping up the MMC negative sequence current, 
controlling both current tripping threshold and time based on 
specific protection requirements. This feature can be used to 
reduce the circuit breaker ratings at cluster and string levels, 
thereby the total cost. 
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Fig. 16 Overcurrent protection waveforms during cluster fault: (a) grid side 
voltage (EMMC), (b), (d), (f) and (h) are currents for CB1-4 (ICB1, ICB2, ICB3, ICB4) 
in pu, (c) MMC grid side currents (IMMC), (e) WT currents of the faulty cluster 
(IWT1), (g) fault currents (IF). 
VI. CONCLUSIONS 
This paper has conducted a comprehensive study on possible 
ways in which the positive, negative and zero sequence currents 
and voltages could be controlled during asymmetrical AC faults 
in offshore AC collection networks of HVDC connected wind 
farms. Detailed studies presented in this paper reveal that, when 
negative sequence current is completely suppressed to zero 
during asymmetrical faults, the induced negative sequence 
voltage does not allow recovery of the AC voltage to the pre-
fault condition. Such behavior would make protection system 
unable to distinguish between the fault and post-fault 
conditions. Therefore, this paper proposes a new modified 
control scheme that employs negative sequence voltage 
controller to facilitate controlled injection of negative sequence 
currents to not only define a safe level of fault current but also 
instigate immediate recovery of the AC voltage following 
clearance of AC faults. The excessive overvoltage in the 
healthy phases during asymmetrical AC faults is prevented by 
modifying the setting of the positive sequence voltage reference 
for the grid forming offshore HVDC converter, which takes the 
induced negative and zero sequence voltages into 
consideration. A case study, which utilizes the proposed control 
method to set up the overcurrent protection system for cluster 
cables, are also presented. The viability of the proposed control 
has been tested and confirmed using simulation performed in 
PSCAD.  
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